

# 8-Mbit (1M x 8) Static RAM

### **Features**

■ Very high speed: 45 ns□ Wide voltage range: 4.5V – 5.5V

■ Ultra low active power

□ Typical active current:1.8 mA @ f = 1 MHz □ Typical active current: 18 mA @ f =  $f_{max}$ 

■ Ultra low standby power

Typical standby current: 2 μA
 Maximum standby current: 8 μA

■ Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$  and  $\overline{OE}$  features

■ Automatic power down when deselected

■ CMOS for optimum speed and power

■ Offered in Pb-free 44-Pin TSOP II package

### **Functional Description**

The CY62158E MoBL® is a high performance CMOS static RAM organized as 1024K words by 8 bits. This device features advanced circuit design to provide ultra low active current. This


is ideal for providing More Battery Life<sup>TM</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption. Placing the device into standby mode reduces power consumption significantly when deselected ( $\overline{\text{CE}}_1$  HIGH or CE<sub>2</sub> LOW).

To write to the device, take Chip Enables ( $\overline{\text{CE}}_1$  LOW and  $\text{CE}_2$  HIGH) and Write Enable ( $\overline{\text{WE}}$ ) input LOW. Data on the eight IO pins (IO $_0$  through IO $_7$ ) is then written into the location specified on the address pins (A $_0$  through A $_{19}$ ).

To read from the device, take Chip Enables ( $\overline{\text{CE}}_1$  LOW and CE<sub>2</sub> HIGH) and  $\overline{\text{OE}}$  LOW while forcing the WE HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the IO pins.

The eight input and output pins ( $IO_0$  through  $IO_7$ ) are place<u>d</u> in a high impedance state when the device is <u>deselected</u> ( $\overline{CE}_1$  HIGH or  $CE_2$  LOW), the outp<u>uts</u> are disabled ( $\overline{OE}$  HIGH), <u>or a</u> write operation is in progress ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH and  $\overline{WE}$  LOW). See the Truth Table on page 8 for a complete description of read and write modes.


For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.





## **Pin Configuration**

Figure 1. 44-Pin TSOP II (Top View) [1]



### **Product Portfolio**

							Power Di	ssipation		
Product	Product V <sub>CC</sub> Range (V)		V <sub>CC</sub> Range (V)		CC Range (V) Speed (ns) Operating I <sub>CC</sub> (mA)		(ma) Operating I <sub>CC</sub> (ma)		- Standby I <sub>SB2</sub> (μA)	
			, ,	f = 1 MHz		f = f <sub>max</sub>				
	Min	<b>Typ</b> <sup>[2]</sup>	Max		<b>Typ</b> <sup>[2]</sup>	Max	<b>Typ</b> <sup>[2]</sup>	Max	<b>Typ</b> <sup>[2]</sup>	Max
CY62158ELL	4.5	5.0	5.5	45	1.8	3	18	25	2	8

NC pins are not connected on the die.

Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25°C.



## **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature ...... -65°C to +150°C

Ambient Temperature with

Power Applied ...... –55°C to +125°C

Supply Voltage to Ground Potential –0.5V to  $V_{CC(max)}$  + 0.5V

DC Voltage Applied to Outputs in High-Z State  $^{[3,\;4]}$  .....-0.5V to  $\rm V_{CC(max)}$  + 0.5V

DC Input Voltage [3, 4]	$-0.5V$ to $V_{CC(max)} + 0.5V$
Output Current into Outputs (LOW)	)20 mA
Static Discharge Voltage(MIL-STD-883, Method 3015)	>2001V
Latch up Current	>200 mA

### **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> <sub>CC</sub> <sup>[5]</sup>	
CY62158ELL	Industrial	-40°C to +85°C	4.5V – 5.5V	

### **Electrical Characteristics**

Over the Operating Range

					-45		
Parameter	Description	Test Co	Min	<b>Typ</b> [2]	Max	Unit	
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -1 mA		2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA				0.4	V
V <sub>IH</sub>	Input HIGH Voltage	$V_{CC} = 4.5V \text{ to } 5.5V$		2.2		$V_{CC} + 0.5V$	V
V <sub>IIL</sub>	Input LOW Voltage	$V_{CC} = 4.5V \text{ to } 5.5V$		-0.5		0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_1 \le V_{CC}$		-1		+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_O \le V_{CC}$ , Output	t Disabled	-1		+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply	$f = f_{MAX} = 1/t_{RC}$	$V_{CC} = V_{CCmax}$		18	25	mA
	Current	f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels		1.8	3	mA
I <sub>SB1</sub>	Automatic CE Power down Current — CMOS Inputs	$\begin{array}{l} \text{CE}_1 \geq \text{V}_{\text{CC}} - 0.2\text{V},  \text{CE}_2 \leq 0.2\text{V} \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2\text{V},  \text{V}_{\text{IN}} \leq 0.2\text{V}) \\ \text{f} = \text{f}_{\text{MAX}}  \text{(Address and Data Only)}, \\ \text{f} = 0  \text{(OE, and WE)},  \text{V}_{\text{CC}} = \text{V}_{\text{CCmax}} \end{array}$			2	8	μА
I <sub>SB2</sub> <sup>[6]</sup>	Automatic CE Power-down Current — CMOS Inputs	$\begin{tabular}{ll} \hline $CE_1 \ge V_{CC} - 0.2V$ or $CE$ \\ $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN}$ \\ $f = 0$, $V_{CC} = V_{CCmax}$ \\ \hline \end{tabular}$	E <sub>2</sub> ≤ 0.2V, ≤ 0.2V,		2	8	μА

## Capacitance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz,	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC(typ)}$	10	pF

#### Thermal Resistance


Tested initially and after any design or process changes that may affect these parameters.


Parameter	Description	Description Test Conditions			
$\Theta_{JA}$		Still Air, soldered on a 3 x 4.5 inch, two-layer printed circuit board	75.13	°C/W	
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)		8.95	°C/W	

- Notes
  3. V<sub>IL</sub>(min) = -2.0V for pulse durations less than 20 ns.
  4. V<sub>IH</sub>(max) = V<sub>CC</sub> + 0.75V for pulse durations less than 20 ns.
  5. Full Device AC ope<u>ration</u> assumes a 100 μs ramp time from 0 to V<sub>CC</sub> (min) and 200 μs wait time after V<sub>CC</sub> stabilization.
  6. Only chip enables (CE<sub>1</sub> and CE<sub>2</sub>), must be tied to CMOS levels to meet the I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.




Figure 2. AC Test Loads and Waveforms





Equivalent to: THÉVENIN EQUIVALENT




Parameters	5.0V	Unit
R1	1838	Ω
R2	994	Ω
R <sub>TH</sub>	645	Ω
$V_{TH}$	1.75	V

## **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	<b>Typ</b> [2]	Max	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		2			V
I <sub>CCDR</sub> [6]	Data Retention Current	$\frac{V_{CC}}{CE_1} = V_{DR}$ $CE_1 \ge V_{CC} - 0.2V$ , $CE_2 \le 0.2V$ , $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$			8	μΑ
t <sub>CDR</sub> <sup>[7]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[8]</sup>	Operation Recovery Time		t <sub>RC</sub>			ns

Figure 3. Data Retention Waveform



- 7. Tested initially and after any design or process changes that may affect these parameters.
- 8. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC}$ (min)  $\geq$  100  $\mu s$  or stable at  $V_{CC}$ (min)  $\geq$  100  $\mu s$ .



## **Switching Characteristics**

Over the Operating Range [9]

Dovernator	Description	45	45 ns		
Parameter	Description	Min	Max	Unit	
Read Cycle			•	•	
t <sub>RC</sub>	Read Cycle Time	45		ns	
t <sub>AA</sub>	Address to Data Valid		45	ns	
t <sub>OHA</sub>	Data Hold from Address Change	10		ns	
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Data Valid		45	ns	
t <sub>DOE</sub>	OE LOW to Data Valid		22	ns	
t <sub>LZOE</sub>	OE LOW to Low Z [10]	5		ns	
t <sub>HZOE</sub>	OE HIGH to High Z [10, 11]		18	ns	
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low Z [10]	10		ns	
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to High Z [10, 11]		18	ns	
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Power Up	0		ns	
t <sub>PD</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to Power Down		45	ns	
Write Cycle [12]					
t <sub>WC</sub>	Write Cycle Time	45		ns	
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Write End	35		ns	
t <sub>AW</sub>	Address Setup to Write End	35		ns	
t <sub>HA</sub>	Address Hold from Write End	0		ns	
t <sub>SA</sub>	Address Setup to Write Start	0		ns	
t <sub>PWE</sub>	WE Pulse Width	35		ns	
t <sub>SD</sub>	Data Setup to Write End 25			ns	
t <sub>HD</sub>	Data Hold from Write End 0				
t <sub>HZWE</sub>	WE LOW to High Z [10, 11]	LOW to High Z [10, 11] 18			
t <sub>LZWE</sub>	WE HIGH to Low Z [10]	10		ns	

<sup>9.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1V/ns), timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in "AC Test Loads and Waveforms" on page 4.

10. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.

11. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> transitions are measured when the outp<u>uts enter</u> a high impedance state.

12. The internal write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.



## **Switching Waveforms**

Figure 4 shows address transition controlled read cycle waveforms.<sup>[13, 14]</sup>

Figure 4. Read Cycle No. 1





Figure 5 shows  $\overline{\text{OE}}$  controlled read cycle waveforms.<sup>[14, 15]</sup>

Figure 5. Read Cycle No. 2



<sup>13. &</sup>lt;u>Device</u> is continuously selected. OE, CE<sub>1</sub> = V<sub>IL</sub>, CE<sub>2</sub> = V<sub>IH</sub>.

14. WE is HIGH for read cycle.

15. Address valid before or similar to CE<sub>1</sub> transition LOW and CE<sub>2</sub> transition HIGH.



## Switching Waveforms (continued)

Figure 6 shows  $\overline{\text{WE}}$  controlled write cycle waveforms.[12, 16, 17]

Figure 6. Write Cycle No. 1





Figure 7 shows  $\overline{\text{CE}}_1$  or  $\text{CE}_2$  controlled write cycle waveforms. [12, 16, 17]

Figure 7. Write Cycle No. 2



#### Notes

16. Data IO is high impedance if  $\overline{\text{OE}} = \text{V}_{\text{IH}}$ .

17. If  $\overline{\text{CE}}_1$  goes HIGH or  $\text{CE}_2$  goes LOW simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in high impedance state.


18. During this period, the IOs are in output state. Do not apply input signals.



## **Switching Waveforms** (continued)

Figure 8 shows  $\overline{\text{WE}}$  controlled,  $\overline{\text{OE}}$  LOW write cycle waveforms.<sup>[17]</sup>

Figure 8. Write Cycle No. 3



## **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	X	High Z	Deselect/Power Down	Standby (I <sub>SB</sub> )
Х	L	Х	Х	High Z	Deselect/Power Down	Standby (I <sub>SB</sub> )
L	Н	Н	L	Data Out	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	L	Х	Data in	Write	Active (I <sub>CC</sub> )

## **Ordering Information**


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62158ELL-45ZSXI	51-85087	44-Pin TSOP II (Pb-free)	Industrial





## **Package Diagrams**


Figure 9. 44-Pin TSOP II, 51-85087

DIMENSION IN MM (INCH)
MAX
MIN.











## **Document History Page**

	nt Title: CY62 nt Number: 3		8-Mbit (1M x	x 8) Static RAM
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	270350	See ECN	PCI	New Data Sheet
*A	291271	See ECN	SYT	Converted from Advance Information to Preliminary Changed input pulse level from V <sub>CC</sub> to 3V in the AC Test Loads and Waveforms Modified footnote #9 to include timing reference level of 1.5V and input pulse level of 3V
*B	1462592	See ECN	VKN/AESA	Converted from preliminary to final Removed 35 ns speed bin Removed "L" parts Removed 48-Ball VFBGA package Changed $I_{CC(max)}$ spec from 2.3 mA to 3 mA at f=1 MHz Changed $I_{CC(typ)}$ spec from 16 mA to 18 mA at f=f <sub>MAX</sub> Changed $I_{CC(max)}$ spec from 28 mA to 25 mA at f=f <sub>MAX</sub> Changed $I_{SB1(typ)}$ and $I_{SB2(typ)}$ spec from 0.9 $\mu$ A to 2 $\mu$ A Changed $I_{SB1(max)}$ and $I_{SB2(typ)}$ spec from 4.5 $\mu$ A to 8 $\mu$ A Changed $I_{CCDR(max)}$ spec from 4.5 $\mu$ A to 8 $\mu$ A Changed $I_{CCDR(max)}$ spec from 3 ns to 5 ns Changed $I_{LZCE}$ spec from 6 ns to 10 ns Changed $I_{LZCE}$ spec from 22 ns to 18 ns Changed $I_{CDR}$ spec from 22 ns to 25 ns Changed $I_{LZWE}$ spec from 6 ns to 10 ns Added footnote# 6 related to $I_{SB2}$ and $I_{CCDR}$ Updated Ordering information table
*C	2428708	See ECN	VKN/PYRS	Corrected typo in the Ordering Information table
*D	2516494	See ECN	PYRS	Corrected ECN number

© Cypress Semiconductor Corporation, 2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05684 Rev. \*D

Revised June 16, 2008

Page 10 of 10